

IN THE CLAIMS

Please amend claims 1, 4, 5, 13, 16, 17, and 27 as follows:

Claims 1, 4, 5, 13, 16, 17, and 27 have been amended as follows:

a1
1. (Amended) A computer-implementable method of performing modulo division, using a dividend N and an n-bit divisor D to produce a remainder R, said method comprising:

non-iteratively processing $N \bmod D$ to produce the remainder R, where $D=2^n-1$ and $0 < N < (D-1)^2$.

a2
2. (Amended) The computer-implementable method of claim ~~37~~⁵, further comprising the step of subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

a2
3. (Amended) The computer-implementable method of claim ~~39~~¹¹, further comprising the step of subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

a3
4. (Amended) The apparatus of claim ~~41~~²³, said apparatus subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

3
31. (Amended) The apparatus of claim *42*, said apparatus
q3 subtracting the divisor D from the sum to produce the remainder R, if
the sum is greater than the divisor D.

q4
32. (Amended) The apparatus of claim *13*, wherein said apparatus
is a component of a Reed-Solomon coder.

Please add the following claims:

36. (New) The computer-implementable process of claim 1,
further comprising the step of using said remainder R to perform Reed-
Solomon coding of data on a computer.

37
T, 0150
AS
T, 0151
37. (New) The computer-implementable method of claim 1, further
the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to
produce the remainder R.

38
10
38. (New) The computer-implementable process of claim *2*, further
comprising the step of using said remainder R to perform Reed-Solomon
coding of data on a computer.

T,0160

T,0161

30. (New) The computer-implementable method of claim 2, further comprising the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to produce the remainder R.

40. (New) The computer-implementable process of claim 3, further comprising the step of using said remainder R to perform Reed-Solomon coding of data on a computer.

T,0162

41. (New) The apparatus of claim 13, further comprising the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to produce the remainder R.

T,0164

T,0165

42. (New) The apparatus of claim 14, further comprising the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to produce the remainder R.

43. (New) The apparatus of claim 27, wherein said Reed-Solomon

coder performs coding in data communication operations.

K

29 44. (New) The apparatus of claim *25*, wherein said Reed-Solomon coder performs coding in data communication operations.

31 45. (New) The apparatus of claim *26*, wherein said Reed-Solomon coder performs coding in data communication operations.

36 46. (New) The apparatus of claim *32*, said computer signal being executed on a computer to perform Reed-Solomon coding of data.--